Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a planarized integrated circuit

Method for forming a planarized integrated circuit

US Patent 4492717 · Granted Jan 8, 1985

Estimated economic value: $24,317,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chem-mech polishing method for producing coplanar metal/insulator films on a sub1990
Chem-mech polishing method for producing coplanar metal/insulator films on a sub1990
Sidewall spacers for CMOS circuit stress relief/isolation and method for making1988
Structure for contacting a narrow width PN junction region1987
Process for forming planar chip-level wiring1987
Method for removing protuberances at the surface of a semiconductor wafer using 1987
Method of preventing asymmetric etching of lines in sub-micrometer range sidewal1987
Self-aligned lateral bipolar transistors1987
Fabrication methods for high performance lateral bipolar transistors1986
Method for making self-aligned lateral bipolar transistors1985
Fabrication methods for high performance lateral bipolar transistors1985
Deep dielectric isolation by fused glass1985