Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sidewall spacers for CMOS circuit stress relief/isolation and method for making

Sidewall spacers for CMOS circuit stress relief/isolation and method for making

US Patent 4729006 · Granted Mar 1, 1988

Estimated economic value: $29,571,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High density vertical structure nitride flash memory2015
Complementary reference method for high reliability trap-type non-volatile memor2015
High density vertical structure nitride flash memory2014
Substantially L-shaped silicide for contact2014
Structure and method for manufacturing asymmetric devices2013
Complementary reference method for high reliability trap-type non-volatile memor2012
Structure and method for manufacturing asymmetric devices2012
High speed operation method for twin MONOS metal bit array2012
Trap-charge non-volatile switch connector for programmable logic2012
Trap-charge non-volatile switch connector for programmable logic2012
Structure and method for manufacturing asymmetric devices2011
Trap-charge non-volatile switch connector for programmable logic2011