Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for forming planar chip-level wiring

Process for forming planar chip-level wiring

US Patent 4689113 · Granted Aug 25, 1987

Estimated economic value: $31,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High density vertical structure nitride flash memory2015
Complementary reference method for high reliability trap-type non-volatile memor2015
High density vertical structure nitride flash memory2014
Complementary reference method for high reliability trap-type non-volatile memor2012
High speed operation method for twin MONOS metal bit array2012
Trap-charge non-volatile switch connector for programmable logic2012
Trap-charge non-volatile switch connector for programmable logic2012
Trap-charge non-volatile switch connector for programmable logic2011
Trap-charge non-volatile switch connector for programmable logic2011
High speed operation method for twin MONOS metal bit array2011
Modulators (inhibitors/activators) of histone acetyltransferases2010
Trap-charge non-volatile switch connector for programmable logic2010