{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Process for patterning metal connections on a semiconductor structure by using a tungsten-titanium etch resistant layer", "item": "https://www.patentleaderboard.com/patent/4267012"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for patterning metal connections on a semiconductor structure by using a tungsten-titanium etch resistant layer

Process for patterning metal connections on a semiconductor structure by using a tungsten-titanium etch resistant layer

US Patent 4267012 · Granted May 12, 1981

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nuclear decommissioning insurance financial product and method2006
Adjustable frame for retaining hand truck on vehicular body2005
Adjustable frame for retaining hand truck on vehicular body2004
Nuclear decommissioning insurance financial product and method2004
Attachment for seat assembly2002
Method of planarizing integrated circuits with fully recessed isolation dielectr1999
Method for protecting nonsilicided surfaces from silicide formation using spacer1999
Method of fabricating self-aligned contacts and local interconnects in CMOS and 1998
Self-aligned polycide process that utilizes a planarized layer of material to ex1997
Method of making increased-density flash EPROM that utilizes a series of planari1996
Method of manufacturing a fully planarized MOSFET and resulting structure1995
Method for planarizing the surface of an integrated circuit over a metal interco1994