Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein

Method for measuring and correcting misregistration between layers in a semiconductor device, and misregistration targets useful therein

US Patent 12347706 · Granted Jul 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Robust and accurate overlay target design for CMP2025
Inter-step feedforward process control in the manufacture of semiconductor devic2025
Inter-step feedforward process control in the manufacture of semiconductor devic2025
Inter-step feedforward process control in the manufacture of semiconductor devic2025
Inter-step feedforward process control in the manufacture of semiconductor devic2025
Systems and methods for measurement of misregistration and amelioration thereof2025
Multi-layered moiré targets and methods for using the same in measuring misregis2025
Systems and methods for improved metrology for semiconductor device wafers2024
Imaging overlay targets using moiré elements and rotational symmetry arrangement2024
Measurement of stitching error using split targets2024
Overlay mark design for electron beam overlay2024
Reduction or elimination of pattern placement error in metrology measurements2024