Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using sparsity metadata to reduce systolic array power consumption

Using sparsity metadata to reduce systolic array power consumption

US Patent 12190158 · Granted Jan 7, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sharing register file usage between fused processing resources2025
Utilizing structured sparsity in systolic arrays2025
Utilizing structured sparsity in systolic arrays2025
Utilizing structured sparsity in systolic arrays2025
Systolic array having support for output sparsity2025
Systolic array having support for output sparsity2025
Systolic array having support for output sparsity2025
Display system and operation method for display system2025
Gathering payload from arbitrary registers for send messages in a graphics envir2025
Gathering payload from arbitrary registers for send messages in a graphics envir2025
Fused instruction to accelerate performance of secure hash algorithm 2 (SHA-2) w2025
Register file for systolic array2025