Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Coprocessors with bypass optimization, variable grid architecture, and fused vector operations

Coprocessors with bypass optimization, variable grid architecture, and fused vector operations

US Patent 12174785 · Granted Dec 24, 2024

Estimated economic value: $240,476,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processors including power control circuits to reduce a no-load voltage to save 2025
Debug trace of cache memory requests2025
Converting telemetry values into common data formats in a processor-based system2025
Processor operand management using fusion buffer2025
DSB operation with excluded region2025
Coprocessor operation bundling2025
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Coprocessor prefetcher2024
Latency management in synchronization events2024