Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Coprocessors with bypass optimization, variable grid architecture, and fused vector operations

Coprocessors with bypass optimization, variable grid architecture, and fused vector operations

US Patent 12135681 · Granted Nov 5, 2024

Estimated economic value: $371,466,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Debug trace of cache memory requests2025
Processor operand management using fusion buffer2025
Coprocessor operation bundling2025
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Coprocessors with bypass optimization, variable grid architecture, and fused vec2024
Coprocessor prefetcher2024
Coprocessor register renaming using registers associated with an inactive contex2023
Coprocessor register renaming using registers associated with an inactive contex2023
Coprocessor register renaming using registers associated with an inactive contex2023
Coprocessor context priority2023