Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SRAM with fast, controlled peak current, power efficient array reset, and data corruption modes for secure applications

SRAM with fast, controlled peak current, power efficient array reset, and data corruption modes for secure applications

US Patent 12159689 · Granted Dec 3, 2024

Estimated economic value: $22,998,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
In-memory computation circuit using static random access memory (SRAM) array seg2025
In-memory computation circuit using static random access memory (SRAM) array seg2025
Memory architecture supporting both conventional memory access mode and digital 2025
Memory architecture supporting both conventional memory access mode and digital 2025
Tuning of read/write cycle time delay for a memory circuit dependent on operatio2025
Tuning of read/write cycle time delay for a memory circuit dependent on operatio2025