Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Array boundary structure to reduce dishing

Array boundary structure to reduce dishing

US Patent 12127399 · Granted Oct 22, 2024

Estimated economic value: $19,443,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices and methods of manufacturing thereof2025
Semiconductor devices and methods of manufacturing thereof2025
Backside conductive segments cover a first active region and define an opening a2025
3D memory multi-stack connection method2025
Semiconductor device including vertical transistor with back side power structur2025
Transistor, memory device and manufacturing method of memory device2025
Multi-stage bit line pre-charge2025
Method for improving control gate uniformity during manufacture of processors wi2025
Method for improving control gate uniformity during manufacture of processors wi2025
Method for forming a 3-D semiconductor memory structure comprising horizontal an2025
Semiconductor device and method for forming capacitor structure2025
Semiconductor device and method of manufacturing2025