Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a 3-D semiconductor memory structure comprising horizontal and vertical conductive lines

Method for forming a 3-D semiconductor memory structure comprising horizontal and vertical conductive lines

US Patent 12408347 · Granted Sep 2, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming memory device2025
Semiconductor structure having memory device and method of forming the same2025
Semiconductor memory device and method for manufacturing the same2025
Method for forming different types of devices2025
Three-dimensional memory device and method2025
Three-dimensional memory device and manufacturing method thereof2025
Ferroelectric tunnel junction devices with a sparse seed layer and methods for f2025
Semiconductor device active region profile and method of forming the same2025
Three-dimensional memory device and method2025
Back-end-of-line selector for memory device2025
Three-dimensional memory devices2025
Memory cell and method2025