Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated chip including a tunnel dielectric layer which has different thicknesses over a protrusion region of a substrate

Integrated chip including a tunnel dielectric layer which has different thicknesses over a protrusion region of a substrate

US Patent 12114503 · Granted Oct 8, 2024

Estimated economic value: $21,494,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

BCD device layout area defined by a deep trench isolation structure and methods 2025
Semiconductor structures and manufacturing method thereof2025
Semiconductor arrangement including first and second gate electrodes and method 2025
Semiconductor arrangement including first and second gate electrodes and method 2025
Semiconductor arrangement including first and second gate electrodes and method 2025
Bit line and word line connection for memory array2025
Electronic device2025
Method of forming high voltage transistor and structure resulting therefrom2025
Method of forming high voltage transistor and structure resulting therefrom2025
Manufacturing method of semiconductor device2025
Deep trench isolation structure and method of making the same2025
Deep trench isolation structure and method of making the same2025