Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electronic apparatus and method for reducing coarse lock time of phase locked loop (PLL)

Electronic apparatus and method for reducing coarse lock time of phase locked loop (PLL)

US Patent 11955980 · Granted Apr 9, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock selection method for multiplying delay locked loop2025
Clock selection method for multiplying delay locked loop2025
Clock selection method for multiplying delay locked loop2025
RC oscillator with compensation delay2023
Duty cycle correction method and circuit thereof2022
Duty cycle correction method and circuit thereof2022
Method and system for providing an equalizer with a split folded cascode archite2022
Method and system for providing an equalizer with a split folded cascode archite2022
Method and system for providing an equalizer with a split folded cascode archite2022
Low-power differential data transmission systems and methods2021
Low-power differential data transmission systems and methods2021
Dynamic element matching of resistors in a sensor2020