Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock selection method for multiplying delay locked loop

Clock selection method for multiplying delay locked loop

US Patent 12476641 · Granted Nov 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic apparatus and method for reducing coarse lock time of phase locked lo2024
Electronic apparatus and method for reducing coarse lock time of phase locked lo2024
Electronic apparatus and method for reducing coarse lock time of phase locked lo2024
RC oscillator with compensation delay2023
Duty cycle correction method and circuit thereof2022
Method and system for providing an equalizer with a split folded cascode archite2022
Method and system for providing an equalizer with a split folded cascode archite2022
Method and system for providing an equalizer with a split folded cascode archite2022
Low-power differential data transmission systems and methods2021
Low-power differential data transmission systems and methods2021
Dynamic element matching of resistors in a sensor2020
Managing linear regulator transient voltages upon sleep transitions2020