Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Etch damage and ESL free dual damascene metal interconnect

Etch damage and ESL free dual damascene metal interconnect

US Patent 11955376 · Granted Apr 9, 2024

Estimated economic value: $14,186,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-k dielectric and processes for forming same2025
Dual etch-stop layer structure2025
Interconnection structure and methods of forming the same2025
Method of fabricating semiconductor device with reduced trench distortions2025
Method and structure of cut end with self-aligned double patterning2025
Method for forming semiconductor structure with high aspect ratio2025
Self-assembled dielectric on metal rie lines to increase reliability2025
Methods of etching metals in semiconductor devices2025
Multi-agent data asset synthesis system2025
Self-aligned interconnect structure2025
Dielectric on wire structure to increase processing window for overlying via2025
Method and structure for semiconductor device having gate spacer protection laye2025