Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertically spaced intra-level interconnect line metallization for integrated circuit devices

Vertically spaced intra-level interconnect line metallization for integrated circuit devices

US Patent 11948874 · Granted Apr 2, 2024

Estimated economic value: $34,819,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Epitaxial source/drain back-side device contact structures with wrap around meta2025
Epitaxial source/drain back-side device contact structures with wrap around meta2025
Integrated circuit structures having differentiated channel sizing2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Gate-all-around integrated circuit structures having backside contact with enhan2025
Integrated circuit structure with recessed self-aligned deep boundary via2025
Integrated circuit structures having maximized channel sizing2025