Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit wiring techniques for stacked transistor structures

Circuit wiring techniques for stacked transistor structures

US Patent 11894303 · Granted Feb 6, 2024

Estimated economic value: $12,408,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked vertical transport field effect transistor with anchors2025
Semiconductor passive device integration for silicon-on-insulator substrate2025
Read-only memory for chip security that is MOSFET process compatible2025
TopVia interconnect with enlarged via top2025
Antenna assembly and electronic apparatus2025
Work function metal patterning for nanosheet CFETs2025
Gate-all-around nanosheet-FET with variable channel geometries for performance o2025
Upper and lower gate configurations of monolithic stacked FinFET transistors2025
Dummy fin contact in vertically stacked transistors2025
Dummy fin contact in vertically stacked transistors2025
Hybrid gate cut for stacked transistors2025
Vertically integrated semiconductor device2025