Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hybrid gate cut for stacked transistors

Hybrid gate cut for stacked transistors

US Patent 12349406 · Granted Jul 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CFET with independent gate control and low parasitic capacitance2025
Different dimensions across active region for stronger via to backside power rai2025
Static random access memory device with stacked FETs2025
Multi-level programming of phase change memory device2025
TSV and backside power distribution structure2025
Wraparound contact with reduced distance to channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
In-situ chip design for pulse IV self-heating evaluation2025
Local enlarged via-to-backside power rail2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025