Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate-all-around nanosheet-FET with variable channel geometries for performance optimization

Gate-all-around nanosheet-FET with variable channel geometries for performance optimization

US Patent 12382682 · Granted Aug 5, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct backside self-aligned contact2025
Support dielectric fin to prevent gate flop-over in nanosheet transistors2025
Stacked transistors having self aligned backside contact with backside replaceme2025
Self-aligned contact (SAC) in nanosheet transistors2025
Interconnect structure including patterned metal lines2025
Vertically stacked cascode bipolar junction transistor (BJT) pair sensor2025
Stacked complementary field effect transistors2025
Enhanced linerless vias2025
Power distribution network with backside power rail2025
Tunnel field effect transistor devices2025
Forksheet transistor with dual depth late cell boundary cut2025
Liner-less via contact2025