Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing program verifies for multi-level NAND cells

Reducing program verifies for multi-level NAND cells

US Patent 11887680 · Granted Jan 30, 2024

Estimated economic value: $12,191,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating semi-soft bit data during corrective read operations in memory device2025
Volatile data storage in NAND memory2025
Selectively programming retired wordlines of a memory device2025
Tracking RC time constant by wordline in memory devices2025
NAND page buffer based security operations2025
Cross-temperature compensation in a memory sub-system2025
Validating read level voltage in memory devices2025
Establishing bitline, wordline and boost voltages to manage a maximum program vo2025
Workload-based scan optimization2025
Sacrificial strings in a memory device to detect read disturb2025
Using duplicate data for improving error correction capability2025
Method and apparatus to reduce power consumption of page buffer circuitry in a n2025