Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Establishing bitline, wordline and boost voltages to manage a maximum program voltage level during all levels programming of a memory device

Establishing bitline, wordline and boost voltages to manage a maximum program voltage level during all levels programming of a memory device

US Patent 12347485 · Granted Jul 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast bit erase for upper tail tightening of threshold voltage distributions2025
Fast bit erase for upper tail tightening of threshold voltage distributions2025
Fast bit erase for upper tail tightening of threshold voltage distributions2025
Generating semi-soft bit data during corrective read operations in memory device2025
Volatile data storage in NAND memory2025
Volatile data storage in NAND memory2025
Volatile data storage in NAND memory2025
Volatile data storage in NAND memory2025
Charge loss acceleration during programming of memory cells in a memory sub-syst2025
Charge loss acceleration during programming of memory cells in a memory sub-syst2025
Selectively programming retired wordlines of a memory device2025
Dynamic latches above a three-dimensional non-volatile memory array2025