Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic latches above a three-dimensional non-volatile memory array

Dynamic latches above a three-dimensional non-volatile memory array

US Patent 12406731 · Granted Sep 2, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast bit erase for upper tail tightening of threshold voltage distributions2025
Volatile data storage in NAND memory2025
Low power management for sleep mode operation of a memory device2025
Methods of forming microelectronic devices, and related microelectronic devices,2025
Memory circuitry and method used in forming memory circuitry2025
Double single level cell program in a memory device2025
Double single level cell program in a memory device2025
Establishing bitline, wordline and boost voltages to manage a maximum program vo2025
Single-level cell program-verify, latch-limited data recovery2025
Memory arrays comprising strings of memory cells and methods used in forming a m2025
Memory arrays comprising strings of memory cells and methods used in forming a m2025
Independent plane architecture in a memory device2025