Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate-all-around integrated circuit structures having depopulated channel structures using selective bottom-up approach

Gate-all-around integrated circuit structures having depopulated channel structures using selective bottom-up approach

US Patent 11862636 · Granted Jan 2, 2024

Estimated economic value: $30,016,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit structures with backside self-aligned penetrating conductive 2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Trench-based quantum dot devices with conductive liners2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025
Probabilistic computing devices based on stochastic switching in a ferroelectric2025
III-N diodes with n-doped wells and capping layers2025