Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tagged memory operated at lower vmin in error tolerant system

Tagged memory operated at lower vmin in error tolerant system

US Patent 11836346 · Granted Dec 5, 2023

Estimated economic value: $22,513,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Adaptive buffer sharing in multi-core reconfigurable streaming-based architectur2025
Adaptive buffer sharing in multi-core reconfigurable streaming-based architectur2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
Voltage cutoff system2025
Programmable hardware accelerator controller2025
Programmable hardware accelerator controller2025
In-memory computation circuit using static random access memory (SRAM) array seg2025