{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Channel formation for three dimensional transistors", "item": "https://www.patentleaderboard.com/patent/11777013"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Channel formation for three dimensional transistors

Channel formation for three dimensional transistors

US Patent 11777013 · Granted Oct 3, 2023

Estimated economic value: $24,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Staggered vertically spaced integrated circuit line metallization with different2025
Capacitor with dual dielectric layers2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Subtractively patterned interconnect structures for integrated circuits2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Capacitor with an electrically conductive layer coupled with a metal layer of th2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Cooling approaches for stitched dies2025