Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-latency FPGA framework based on reliable UDP and TCP re-assembly middleware

Low-latency FPGA framework based on reliable UDP and TCP re-assembly middleware

US Patent 11736594 · Granted Aug 22, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Field programmable gate array (FPGA) based online 3D bin packing2025
Method and system for time sensitive processing of TCP segments into application2025
Coring tools having coring shafts with associated internal static sleeves2025
Method and system for non-intrusive profiling of high-level synthesis (HLS) base2025
Pre-optimizer and optimizer based framework for optimal deployment of embedding 2025
Method and system for generating a data model for text extraction from documents2025
Field programmable gate array (FPGA) based neuromorphic computing architecture2025
Field programmable gate array (FPGA) based neuromorphic computing architecture2025
Optimal deployment of embeddings tables across heterogeneous memory architecture2024
FPGA implementation of low latency architecture of XGBoost for inference and met2023
Synthesizing printf and scanf statements for generating debug messages in high-l2023
Synthesizing printf and scanf statements for generating debug messages in high-l2023