Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synthesizing printf and scanf statements for generating debug messages in high-level synthesis (HLS) code

Synthesizing printf and scanf statements for generating debug messages in high-level synthesis (HLS) code

US Patent 11714742 · Granted Aug 1, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-latency FPGA framework based on reliable UDP and TCP re-assembly middleware2023
Low-latency FPGA framework based on reliable UDP and TCP re-assembly middleware2023
Re-assembly middleware in FPGA for processing TCP segments into application laye2023
Re-assembly middleware in FPGA for processing TCP segments into application laye2023
Multiple field programmable gate array (FPGA) based multi-legged order transacti2022
Multiple field programmable gate array (FPGA) based multi-legged order transacti2022
Multiple field programmable gate array (FPGA) based multi-legged order transacti2022
Multiple field programmable gate array (FPGA) based multi-legged order transacti2022
Systems and methods for storing data in an integrated array and linked list base2022
Systems and methods for storing data in an integrated array and linked list base2022
Systems and methods for storing data in an integrated array and linked list base2022
Method and system for message based communication and failure recovery for FPGA 2021