Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit structure and method for reducing polymer layer delamination

Integrated circuit structure and method for reducing polymer layer delamination

US Patent 11688728 · Granted Jun 27, 2023

Estimated economic value: $9,906,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having underfill surrounding bottom package and solder ball2025
Through-substrate vias with improved connections2025
Multi-chip packages and methods of forming the same2025
Methods and systems for improving surface mount joinder2025
Semiconductor assemblies including combination memory and methods of manufacturi2025
Wafer carrier with adjustable alignment devices and deposition equipment using t2025
Method of manufacturing semiconductor device including passivation layer2025
Methods of packaging semiconductor devices and packaged semiconductor devices2025
Network communication device with antenna frame2025
Method for forming a semiconductor device including forming a first interconnect2025
Method of manufacture overlay mark using laser marking process for semiconductor2025
Package structure and method2025