Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for providing a low latency and fast switched cascaded dual phased lock loop (PLL) architecture for die-to-die / system-on-chip (SoC) interfaces

System for providing a low latency and fast switched cascaded dual phased lock loop (PLL) architecture for die-to-die / system-on-chip (SoC) interfaces

US Patent 11662765 · Granted May 30, 2023

Estimated economic value: $11,207,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interconnections for modular die designs2024
Low power memory system using dual input-output voltage supplies2023
Low power memory system using dual input-output voltage supplies2023
Dram-aware caching2022
Clocking scheme to receive data2022
Clocking scheme to receive data2022
Memory with system ECC2022
Memory with dynamic voltage scaling2022
System and method for compensating for SDRAM signal timing drift through periodi2021
System and method for compensating for SDRAM signal timing drift through periodi2021
Memory interface with adjustable voltage and termination and methods of use2020
Coherent interconnect power reduction using hardware controlled split snoop dire2020