Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for compensating for SDRAM signal timing drift through periodic write training

System and method for compensating for SDRAM signal timing drift through periodic write training

US Patent 11120863 · Granted Sep 14, 2021

Estimated economic value: $21,186,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced chip select signal training2025
Read data capture for a high-speed double data rate interface2025
Optimizing power in a memory device2025
Neuralecho: a self-attentive recurrent neural network for unified acoustic echo 2025
Clock qualifier enhancement for external double data rate memory interfaces2024
Clock qualifier enhancement for external double data rate memory interfaces2024
ADL-UFE: all deep learning unified front-end system2024
Optimizing power in a memory device2024
DDR phy parallel clock paths architecture2024
Inter-channel feature extraction method, audio separation method and apparatus, 2024
Techniques for unified acoustic echo suppression using a recurrent neural networ2024
Low power memory system using dual input-output voltage supplies2023