Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multilevel memory stack structure with tapered inter-tier joint region and methods of making thereof

Multilevel memory stack structure with tapered inter-tier joint region and methods of making thereof

US Patent 11621277 · Granted Apr 4, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of making high aspect ratio openings in a semiconductor device using ion 2025
Three-dimensional memory device and method of making thereof by non-conformal se2025
Three-dimensional memory device and method of making thereof using sacrificial m2025
I/O modulation scheme for ultra-high data throughput with massive NAND paralleli2025
Method of making a three-dimensional memory device using composite hard masks fo2025
On-chip performance throttling2025
Cyclic power generation and storage system with dynamic battery switching capabi2025
Three-dimensional memory device containing ferroelectric-assisted memory element2025
Three-dimensional memory device including a dummy word line with tapered corner 2025
Display module and display device2025
Three-dimensional memory device with separated contact regions2025
Three-dimensional memory device including discrete charge storage elements and m2025