Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing hardware design throughput by latency aware balancing of re-convergent paths

Optimizing hardware design throughput by latency aware balancing of re-convergent paths

US Patent 11604751 · Granted Mar 14, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Deadlock detection and prevention for routing packet-switched nets in electronic2025
Deadlock detection and prevention for routing packet-switched nets in electronic2025
Deadlock detection and prevention for routing packet-switched nets in electronic2025
Optimizing use of computer resources in implementing circuit designs through mac2024
Distributed parallel processing routing2024
Distributed parallel processing routing2024
Predicting a performance metric based on features of a circuit design and explai2023
Application implementation and buffer allocation for a data processing engine ar2023
Application implementation and buffer allocation for a data processing engine ar2023
Application implementation and buffer allocation for a data processing engine ar2023
Synchronous clock domain crossing skew optimization and multi-clock buffer (MBUF2023
Partition wire assignment for routing multi-partition circuit designs2022