Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ATPG testing method for latch based memories, for area reduction

ATPG testing method for latch based memories, for area reduction

US Patent 11557364 · Granted Jan 17, 2023

Estimated economic value: $27,943,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

PORs testing in multiple power domain devices2025
Reset circuitry providing independent reset signal for trace and debug logic2025
Area, cost, and time-effective scan coverage improvement2025
Scan circuit and method2025
Test pattern generation using multiple scan enables2025
Glitch suppression apparatus and method2025
ATPG testing method for latch based memories, for area reduction2025
ATPG testing method for latch based memories, for area reduction2025
ATPG testing method for latch based memories, for area reduction2025
Central controller for multiple development ports2025
System and method for parallel testing of electronic device2025
TVF transition coverage with self-test and production-test time reduction2024