Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Central controller for multiple development ports

Central controller for multiple development ports

US Patent 12210609 · Granted Jan 28, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reset circuitry providing independent reset signal for trace and debug logic2025
Glitch suppression apparatus and method2025
ATPG testing method for latch based memories, for area reduction2025
ATPG testing method for latch based memories, for area reduction2024
Systems and methods for preparing trace data2024
Systems and methods for preparing trace data2024
Debug and trace circuit in lockstep architectures, associated method, processing2024
Glitch suppression apparatus and method2023
ATPG testing method for latch based memories, for area reduction2023
High speed debug-delay compensation in external tool2022
High speed debug-delay compensation in external tool2022
Immediate fail detect clock domain crossing synchronizer2021