Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controlling test networks of chips using integrated processors

Controlling test networks of chips using integrated processors

US Patent 11526644 · Granted Dec 13, 2022

Estimated economic value: $4,517,693,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technique for enabling on-die noise measurement during ate testing and IST2025
Technique for enabling on-die noise measurement during ate testing and IST2025
Memory device2025
Method of forming phase-change memory layers on recessed electrodes2025
Test data transfer in multi-die systems2025
Test data transfer in multi-die systems2025
Asynchronous in-system testing for autonomous systems and applications2025
Asynchronous in-system testing for autonomous systems and applications2025
Test data authentication and processing using scalable data structures2025
Leveraging low power states for fault testing of processing cores at runtime2024
In system test of chips in functional systems2024
In system test of chips in functional systems2024