Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional memory device and method of erasing thereof from a source side

Three-dimensional memory device and method of erasing thereof from a source side

US Patent 11501835 · Granted Nov 15, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device with laterally separated source select electrode2025
Select gate bias gradation structure in NAND memory2025
Sub-block separation in NAND memory through word line based selectors2025
Bonded assembly containing conductive via structures extending through word line2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Three-dimensional memory device containing memory opening monitoring area and me2025
X-direction divided sub-block mode in NAND2025
Three-dimensional memory device with separated contact regions2025
Semiconductor wafer configured for single touch-down testing2025
Three-dimensional memory device containing a pillar contact between channel and 2024
Transistor circuits including fringeless transistors and method of making the sa2024
Inner wall and substrate processing apparatus2024