Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate interface engineering with doped layer

Gate interface engineering with doped layer

US Patent 11456178 · Granted Sep 27, 2022

Estimated economic value: $38,581,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for calibrating an optical emission spectrometer2025
Methods of correlating zones of processing chambers, and related systems and met2025
Horizontal GAA nano-wire and nano-slab transistors2025
Gate all around device with fully-depleted silicon-on-insulator2025
Formation of gate all around device2025
Graded superlattice structure for gate all around devices2025
Scalable and customizable computation using a modularized code architecture2025
Process chamber process kit with protective coating2025
Method for forming silicon-phosphorous materials2025
Integrated flowable low-k gap-fill and plasma treatment2025
Void-free contact trench fill in gate-all-around FET architecture2025
Epitaxial deposition chamber2025