Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-stage programming using variable step voltage (DVPGM) for non-volatile memory structures

Two-stage programming using variable step voltage (DVPGM) for non-volatile memory structures

US Patent 11417393 · Granted Aug 16, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Variable foggy verify levels for selected checkpoint states for non-volatile mem2025
Single-level cell pump skip program operation preliminary period timing optimiza2025
Active current consumption save mode for non-volatile memory using fast programm2025
Data retention-specific refresh read2025
Read schemes with adjustment for neighboring word line sanitization2025
Read schemes with adjustment for neighboring word line sanitization2025
Hybrid smart verify for QLC/TLC die2025
Variable programming clocks during a multi- stage programming operation in a NAN2024
Variable programming clocks during a multi- stage programming operation in a NAN2024
Low power multi-level cell (MLC) programming in non-volatile memory structures2024
High speed multi-level cell (MLC) programming in non-volatile memory structures2024
Non-volatile memory with programmable resistance non-data word line2024