Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power multi-level cell (MLC) programming in non-volatile memory structures

Low power multi-level cell (MLC) programming in non-volatile memory structures

US Patent 12142315 · Granted Nov 12, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single-level cell pump skip program operation preliminary period timing optimiza2025
Memory program-verify with adaptive sense time based on row location2025
Memory program-verify with adaptive sense time based on row location2025
Evolving bad block detection in non-volatile memory2025
Suspend-resume-go techniques for memory devices2025
Memory die management2025
In-place write techniques without erase in a memory device2025
In-place write techniques without erase in a memory device2025
Estimating moving vehicle weight based on driving data2025
Large-scale text data encoding and compression2025
Enabling significant scaling of wordline switch with wordline dependent negative2025
Multi-stage programming techniques with three states per memory cell parity2025