Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variable programming clocks during a multi- stage programming operation in a NAND memory device

Variable programming clocks during a multi- stage programming operation in a NAND memory device

US Patent 12154625 · Granted Nov 26, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Variable foggy verify levels for selected checkpoint states for non-volatile mem2025
Read schemes with adjustment for neighboring word line sanitization2025
Read schemes with adjustment for neighboring word line sanitization2025
Non-volatile memory with programmable resistance non-data word line2024
Temperature dependent programming techniques in a memory device2024
Temperature dependent programming techniques in a memory device2024
Location dependent sense time offset parameter for improvement to the threshold 2024
Program voltage dependent program source levels2024
Selective inhibit bitline voltage to cells with worse program disturb2024
Selective inhibit bitline voltage to cells with worse program disturb2024
Verify techniques for current reduction in a memory device2024
Stress test for grown bad blocks2024