Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective inhibit bitline voltage to cells with worse program disturb

Selective inhibit bitline voltage to cells with worse program disturb

US Patent 11972809 · Granted Apr 30, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programming techniques to improve erase state upper tails in a memory device2025
Variable foggy verify levels for selected checkpoint states for non-volatile mem2025
Selection of erase policy in a memory device2025
Adaptive sensing time for memory operations2025
Dynamic erase operation selection using erase policy2025
Single-level cell programming with adaptive wordline ramp rate2025
Dynamic read retry voltage sequences in a memory subsystem2025
Memory read operation using a voltage pattern based on a read command type2025
Read schemes with adjustment for neighboring word line sanitization2025
Read schemes with adjustment for neighboring word line sanitization2025
Memory device with fast write mode to mitigate power loss2025
Dynamic read level trim selection for scan operations of memory devices2025