Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High density 3D interconnect configuration

High density 3D interconnect configuration

US Patent 11309246 · Granted Apr 19, 2022

Estimated economic value: $219,368,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer level integration of passive devices2025
3D system and wafer reconstitution with mid-layer interposer2025
Thermally enhanced chip-on-wafer or wafer-on-wafer bonding2025
Thermally enhanced chip-on-wafer or wafer-on-wafer bonding2025
Microelectronic package RDL patterns to reduce stress in RDLs across components2025
Interconnecting a plurality of dies having spare input/output circuit2025
Interconnecting a plurality of dies having spare input/output circuit2025
Seal ring designs supporting efficient die to die routing2025
High bandwidth die to die interconnect with package area reduction2025
High bandwidth die to die interconnect with package area reduction2025
Wafer reconstitution and die-stitching2025
Wafer reconstitution and die-stitching2025