{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Gate isolation in non-planar transistors", "item": "https://www.patentleaderboard.com/patent/11227863"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate isolation in non-planar transistors

Gate isolation in non-planar transistors

US Patent 11227863 · Granted Jan 18, 2022

Estimated economic value: $31,898,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Epitaxial source/drain back-side device contact structures with wrap around meta2025
Single gated 3D nanowire inverter for high density thick gate SoC applications2025
Fin cut and fin trim isolation for advanced integrated circuit structure fabrica2025
Method of fabricating integrated circuits with fin trim plug structures having a2025
Integrated circuit structures having backside gate tie-down2025
Extreme ultraviolet lithography patterning with assist features2025
Integrated circuit structures with backside gate cut or trench contact cut2025
Contact over active gate structures with conductive trench contact taps for adva2025
High-voltage transistor with self-aligned isolation2025
Self-aligned gate endcap (SAGE) architectures with gate-all-around devices2025
Integrated circuit structures having cut metal gates with dielectric spacer fill2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025