Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nanosheet transistor having a strained channel with strain-preserving multi-segmented source/drain regions

Nanosheet transistor having a strained channel with strain-preserving multi-segmented source/drain regions

US Patent 11164958 · Granted Nov 2, 2021

Estimated economic value: $2,126,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Horizontally stacked nanosheet gate all around device structure2025
Liner-less via contact2025
Semiconductor device having hybrid middle of line contacts2025
Vertically stacked FET with strained channel2025
SRAM with staggered stacked FET2025
Field effect transistor with backside source/drain2025
Co-integrating gate-all-around nanosheet transistors and comb-nanosheet transist2025
Method of making a semiconductor device using a dummy gate2025
Unipolar-FET implementation in stacked-FET CMOS2025
Stressed material within gate cut region2025
Stacked FETS including devices with thick gate oxide2025
Gate all-around device with through-stack nanosheet 2D channel2025