Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Metal cut patterning and etching to minimize interlayer dielectric layer loss

Metal cut patterning and etching to minimize interlayer dielectric layer loss

US Patent 11133189 · Granted Sep 28, 2021

Estimated economic value: $6,479,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Integration of nanosheets with bottom dielectric isolation and ideal diode2025
Wraparound contact with reduced distance to channel2025
FinFET gate cut after dummy gate removal2025
FinFET gate cut after dummy gate removal2025
Strain generation and anchoring in gate-all-around field effect transistors2025
Vertically stacked fin semiconductor devices2025
Vertically stacked fin semiconductor devices2025
Formation of trench silicide source or drain contacts without gate damage2025
Stressed material within gate cut region2025
Solvent annealing of an organic planarization layer2025
Fabrication of embedded memory devices utilizing a self assembled monolayer2025