Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Speculative instruction wakeup to tolerate draining delay of memory ordering violation check buffers

Speculative instruction wakeup to tolerate draining delay of memory ordering violation check buffers

US Patent 11113065 · Granted Sep 7, 2021

Estimated economic value: $178,038,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing indications of cleared cache lines2025
Preserving memory ordering between offloaded instructions and non-offloaded inst2025
Modifying system directory capacity based on power state transition2025
Semiconductor device for performing data reduction for processing arrays2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Implementing a micro-operation cache with compaction2025
Remote acceleration for data dependent address calculation2025
Region pattern-matching hardware prefetcher2025
Managing a cache using per memory region reuse distance estimation2025
Method and apparatus for increasing memory level parallelism by reducing miss st2025
Accessing a cache based on an address translation buffer result2025
Speculative dram request enabling and disabling2025