Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques and mechanisms for operation of stacked transistors

Techniques and mechanisms for operation of stacked transistors

US Patent 11101270 · Granted Aug 24, 2021

Estimated economic value: $32,164,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Trench-based quantum dot devices with conductive liners2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Compositional engineering of Schottky diode2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025