Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit and data processing system supporting address aliasing in an accelerator

Integrated circuit and data processing system supporting address aliasing in an accelerator

US Patent 11030110 · Granted Jun 8, 2021

Estimated economic value: $4,452,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logical clock connection in an integrated circuit design2025
Hierarchical ring-based interconnection network for symmetric multiprocessors2024
Centralized distribution of multicast requests in a data processing system2024
Memory migration within a multi-host data processing environment2024
Memory migration within a multi-host data processing environment2024
Memory migration within a multi-host data processing environment2024
Selective distribution of translation entry invalidation requests in a multithre2024
Adjusting store gather window duration in a data processing system supporting si2024
Current prediction-based instruction throttling control2024
Concurrent processing of translation entry invalidation requests in a processor 2023
Broadcast scope selection in a data processing system utilizing a memory topolog2023
Variable protection window extension for a target address of a store-conditional2023