Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional memory device containing alternating stack of source layers and drain layers and vertical gate electrodes

Three-dimensional memory device containing alternating stack of source layers and drain layers and vertical gate electrodes

US Patent 11018153 · Granted May 25, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Three-dimensional memory device including laterally separated source lines and m2025
Three-dimensional nor array and method of making the same2025
Three-dimensional memory device with finned support pillar structures and method2025
Field effect transistors with gate fins and method of making the same2025
Low power read method and a memory device capable thereof2025
Bonded semiconductor die assembly containing through-stack via structures and me2025
Bonded semiconductor die assembly containing through-stack via structures and me2025
Three-dimensional memory device containing bridges for enhanced structural suppo2024
Three-dimensional memory device with multiple types of support pillar structures2024
Preventing erase disturb in NAND2024
Preventing erase disturb in NAND2024