Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › IC package design and methodology to compensate for die-substrate CTE mismatch at reflow temperatures

IC package design and methodology to compensate for die-substrate CTE mismatch at reflow temperatures

US Patent 10943882 · Granted Mar 9, 2021

Estimated economic value: $1,474,686,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heuristic database querying with dynamic partitioning2025
Heuristic database querying with dynamic partitioning2024
Automatically determining and modifying environments for running microservices i2024
Infrastructure-less indoor navigation in a fire control system2023
IC package design and methodology to compensate for die-substrate CTE mismatch a2022
IC package design and methodology to compensate for die-substrate CTE mismatch a2022
IC package design and methodology to compensate for die-substrate CTE mismatch a2022
IC package design and methodology to compensate for die-substrate CTE mismatch a2022
IC package design and methodology to compensate for die-substrate CTE mismatch a2022
IC package design and methodology to compensate for die-substrate CTE mismatch a2022
Package level power gating2021
Hot rolled high strength steel (HRHSS) product with tensile strength of 1000-1202020